发明授权
US07555633B1 Instruction cache prefetch based on trace cache eviction 失效
基于跟踪缓存驱逐的指令高速缓存预取

Instruction cache prefetch based on trace cache eviction
摘要:
Various embodiments of methods and systems for implementing a microprocessor that fetches a group of instructions into instruction cache in response to a corresponding trace being evicted from the trace cache are disclosed. In some embodiments, a microprocessor may include an instruction cache, a trace cache, and a prefetch unit. In response to a trace being evicted from trace cache, the prefetch unit may fetch a line of instructions into instruction cache.
信息查询
0/0