发明授权
US07672340B2 Built-in-self test for high-speed serial bit stream multiplexing and demultiplexing chip set
有权
用于高速串行比特流复用和解复用芯片组的内置自检
- 专利标题: Built-in-self test for high-speed serial bit stream multiplexing and demultiplexing chip set
- 专利标题(中): 用于高速串行比特流复用和解复用芯片组的内置自检
-
申请号: US10349560申请日: 2003-01-23
-
公开(公告)号: US07672340B2公开(公告)日: 2010-03-02
- 发明人: Daniel Schoch , Ichiro Fujimori
- 申请人: Daniel Schoch , Ichiro Fujimori
- 申请人地址: US CA Irvine
- 专利权人: Broadcom Corporation
- 当前专利权人: Broadcom Corporation
- 当前专利权人地址: US CA Irvine
- 代理机构: Garlick Harrison & Markison
- 代理商 Bruce E. Garlick; Kevin L. Smith
- 主分类号: H04J3/04
- IPC分类号: H04J3/04
摘要:
A bit stream multiplexer includes an input ordering block, a plurality of multiplexers, an output ordering block, and a Pseudo Random Bit Stream (PRBS) function. The input ordering block is operates to receive a first plurality of transmit bit streams at a first bit rate, order the first plurality of transmit bit streams based upon a first order select signal, and produce a first plurality of ordered transmit bit streams at the first bit rate. The input ordering block may also deskew the first plurality of transmit bit streams. The plurality of multiplexers operate to receive the first plurality of ordered transmit bit streams at the first bit rate and produce an interface plurality of transmit bit streams at an interface bit rate. The output ordering block operates to order the interface plurality of transmit bit streams based upon an interface order select signal. The PRBS function produces a PRBS that is coupled to at least one of the interface plurality of transmit bit streams. A bit stream demultiplexer is similarly constructed.
公开/授权文献
信息查询