Invention Grant
US07768335B2 Voltage level shifter circuit 失效
电压电平转换电路

Voltage level shifter circuit
Abstract:
A voltage level shifter circuit is provided. A high power voltage is input to a first power voltage terminal, an enable signal is input to an enable terminal, and an intermediate voltage level between the first power voltage and a high enable signal voltage is input to a second power voltage terminal. First and second inverters are connected to the enable terminal. A first transistor has a source connected to the second inverter. A second transistor has a drain connected to a drain of the first transistor, a source connected to the second power voltage terminal, and a gate connected to an output terminal of the first inverter. Third and fourth transistors have gates connected to the outputs of the first and second transistors, the fourth transistor having a source connected to the first power voltage terminal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0