Invention Grant
- Patent Title: Efficient sort scheme for a hierarchical scheduler
- Patent Title (中): 分层调度器的高效排序方案
-
Application No.: US11389650Application Date: 2006-03-23
-
Publication No.: US07769026B2Publication Date: 2010-08-03
- Inventor: Sanjeev Jain , Mark Rosenbluth , Gilbert Wolrich
- Applicant: Sanjeev Jain , Mark Rosenbluth , Gilbert Wolrich
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agent Caroline M. Fleming
- Main IPC: H04L12/28
- IPC: H04L12/28

Abstract:
Scheduling of packets is performed by a scheduler based on departure times. If wrap up of departure times is possible, departure times are transposed based on a zone associated with the last departure time. By using the zone to transpose in order to sort departure times, cycles of independent checks on each of the departure times are avoided.
Public/Granted literature
- US20070223504A1 Efficient sort scheme for a hierarchical scheduler Public/Granted day:2007-09-27
Information query