发明授权
US07770040B2 Method and apparatus for reducing power consumption of a co-processor by switching to low power dedicated memory in which image data is periodically updated 有权
通过切换到其中周期性更新图像数据的低功率专用存储器来减少协处理器的功耗的方法和装置

  • 专利标题: Method and apparatus for reducing power consumption of a co-processor by switching to low power dedicated memory in which image data is periodically updated
  • 专利标题(中): 通过切换到其中周期性更新图像数据的低功率专用存储器来减少协处理器的功耗的方法和装置
  • 申请号: US11388928
    申请日: 2006-03-24
  • 公开(公告)号: US07770040B2
    公开(公告)日: 2010-08-03
  • 发明人: Milivoje AleksicAris BalatsosCharles Leung
  • 申请人: Milivoje AleksicAris BalatsosCharles Leung
  • 申请人地址: US CA San Diego
  • 专利权人: QUALCOMM Incorporated
  • 当前专利权人: QUALCOMM Incorporated
  • 当前专利权人地址: US CA San Diego
  • 代理商 Timothy F. Loomis; Michael J. DeHaemer
  • 主分类号: G06F1/32
  • IPC分类号: G06F1/32
Method and apparatus for reducing power consumption of a co-processor by switching to low power dedicated memory in which image data is periodically updated
摘要:
To provide reduced power consumption of a co-processor, a low power dedicated memory is provided. During a low power state, a processing component of the co-processor is instructed to use the low power dedicated memory and a first memory device, normally used by the processing component, is thereafter operated in a reduced power mode for the duration of the low power state. Preferably, the low power dedicated memory has a storage capacity that is significantly less than the storage capacity of the first memory. When an operating state other than the low power state is detected, normal power consumption by the first memory is resumed and the co-processor is directed to use the first memory once again. In this manner, the present invention allows co-processors, and preferably graphics co-processors, to operate in a beneficial low power mode thereby reducing power consumption.
信息查询
0/0