Protecting trade secrets during the design and configuration of an integrated circuit semiconductor design

Invention Grant

US07774723B2 Protecting trade secrets during the design and configuration of an integrated circuit semiconductor design 有权

Title translation: 在集成电路半导体设计的设计和配置过程中保护商业秘密

Please log in to see more content

Patent Title: Protecting trade secrets during the design and configuration of an integrated circuit semiconductor design
Patent Title (中): 在集成电路半导体设计的设计和配置过程中保护商业秘密
Application No.: US11684205

Application Date: 2007-03-09
Publication No.: US07774723B2

Publication Date: 2010-08-10
Inventor: Soumya Banerjee
Applicant: Soumya Banerjee
Applicant Address: US CA Sunnyvale
Assignee: MIPS Technologies, Inc.
Current Assignee: MIPS Technologies, Inc.
Current Assignee Address: US CA Sunnyvale
Agency: Townsend and Townsend and Crew LLP
Main IPC: G06F17/50
IPC: G06F17/50

Protecting trade secrets during the design and configuration of an integrated circuit semiconductor design

Abstract:

A system and method for facilitating the design process of an integrated circuits (IC) is described. The system and method utilizes a plurality of repositories, rules engines and design and verification tools to analyze the workload and automatically produce a hardened GDSII description or other representation of the IC. Synthesizable RTL is securely maintained on a server in a data center while providing designers graphical access to customizable IP block by way of a network portal.

Abstract(Chinese):

描述了用于促进集成电路（IC）的设计过程的系统和方法。该系统和方法利用多个存储库，规则引擎和设计和验证工具来分析工作负载并自动产生硬化的GDSII描述或IC的其它表示。可合成的RTL被安全地维护在数据中心的服务器上，同时通过网络门户为设计师提供图形化访问可定制的IP块。

Public/Granted literature

US20080222589A1 Protecting Trade Secrets During the Design and Configuration of an Integrated Circuit Semiconductor Design Public/Granted day:2008-09-11

Information query

Espacenet