Invention Grant
US07894241B2 Memory cell array and semiconductor memory device including the same 失效
存储单元阵列和包括其的半导体存储器件

Memory cell array and semiconductor memory device including the same
Abstract:
A memory cell array with open bit line structure includes a first sub memory cell array, a second sub memory cell array, a sense-amplifier/precharge circuit, first capacitors and second capacitors. The first sub memory cell array is activated in response to a first word line enable signal, and the second sub memory cell array is activated in response to a second word line enable signal. The sense-amplifier/precharge circuit is connected to the first sub memory cell array through first bit lines and to the second sub memory cell array through second bit lines, and the sense-amplifier/precharge circuit precharges the first bit lines and the second bit lines and amplifies data provided from the first sub memory cell array and the second sub memory cell array.
Information query
Patent Agency Ranking
0/0