Invention Grant
US07928656B2 Sealing structure with barrier membrane for electronic element, display device, electronic apparatus, and fabrication method for electronic element 有权
用于电子元件的屏障膜的密封结构,显示装置,电子设备和电子元件的制造方法

  • Patent Title: Sealing structure with barrier membrane for electronic element, display device, electronic apparatus, and fabrication method for electronic element
  • Patent Title (中): 用于电子元件的屏障膜的密封结构,显示装置,电子设备和电子元件的制造方法
  • Application No.: US12382399
    Application Date: 2009-03-16
  • Publication No.: US07928656B2
    Publication Date: 2011-04-19
  • Inventor: Yoichi Imamura
  • Applicant: Yoichi Imamura
  • Applicant Address: JP Tokyo
  • Assignee: Seiko Epson Corporation
  • Current Assignee: Seiko Epson Corporation
  • Current Assignee Address: JP Tokyo
  • Agency: Oliff & Berridge, PLC
  • Priority: JP2002-006572 20020115
  • Main IPC: H05B33/04
  • IPC: H05B33/04 H05B33/00
Sealing structure with barrier membrane for electronic element, display device, electronic apparatus, and fabrication method for electronic element
Abstract:
A sealing structure having a barrier membrane, with which the overall thickness of a display device can be reduced while ensuring sufficient barrier properties against water and oxygen so as to prevent deterioration of luminous layers. The sealing structure comprises a multi-layered resin membrane 14b for sealing an electronic element section 3 disposed on a substrate 2, which is formed by alternately depositing flattening resin layers 14c and barriers layers 14d on the substrate 2. The flattening resin layers 14c are formed inside a blocking region 14a surrounding the electronic element section 3. A display device having the sealing structure, an electronic apparatus having the display device, and a fabrication method for the display device are also disclosed.
Information query
Patent Agency Ranking
0/0