Invention Grant
US08111542B2 8T low leakage SRAM cell 有权
8T低泄漏SRAM单元

8T low leakage SRAM cell
Abstract:
This invention discloses a static random access memory (SRAM) cell comprising a pair of cross-coupled inverters having a storage node, and a NMOS transistor having a gate terminal, a first and a second source/drain terminal connected to the storage node, a read word-line (RWL) and a read bit-line (RBL), respectively, the RWL and RBL being activated during a read operation and not being activated during any write operation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0