发明授权
- 专利标题: Method of forming fine patterns of semiconductor device
- 专利标题(中): 形成半导体器件精细图案的方法
-
申请号: US12192430申请日: 2008-08-15
-
公开(公告)号: US08142986B2公开(公告)日: 2012-03-27
- 发明人: Jae-hwang Sim , Sang-yong Park , Young-ho Lee
- 申请人: Jae-hwang Sim , Sang-yong Park , Young-ho Lee
- 申请人地址: KR
- 专利权人: Samsung Electronics, Co., Ltd.
- 当前专利权人: Samsung Electronics, Co., Ltd.
- 当前专利权人地址: KR
- 代理机构: Myers Bigel Sibley & Sajovec, P.A.
- 优先权: KR10-2008-0035819 20080417
- 主分类号: G03F7/20
- IPC分类号: G03F7/20
摘要:
A method of forming fine patterns of a semiconductor device, in which a plurality of conductive lines formed in a cell array region are integrally formed with contact pads for connecting the conductive lines to a peripheral circuit. In this method, a plurality of mold mask patterns, each including a first portion extending in a first direction and a second portion which is integrally formed with the first portion and extends in a second direction, are formed within a cell block on a substrate comprising a film which is to be etched. A first mask layer covering sidewalls and an upper surface of each of the plurality of mold mask patterns is formed on the substrate. First mask patterns are formed by partially removing the first mask layer so that a first area of the first mask layer remains and a second area of the first mask layer is removed. The first area of the first mask layer covers sidewalls of adjacent mold mask patterns from among the plurality of mold mask patterns by being located between the adjacent mold mask patterns, and the second area of the first mask layer covers portions of the sidewalls of the plurality of mold mask patterns, the portions corresponding to an outermost sidewall of a mold mask pattern block.
公开/授权文献
- US20090263749A1 METHOD OF FORMING FINE PATTERNS OF SEMICONDUCTOR DEVICE 公开/授权日:2009-10-22
信息查询
IPC分类: