Invention Grant
US08161327B2 Process and system for the verification of correct functioning of an on-chip memory 有权
用于验证片上存储器正确功能的过程和系统

Process and system for the verification of correct functioning of an on-chip memory
Abstract:
A method is for making an integrated circuit with built-in self-test. The method includes forming at least one nonvolatile read only memory (ROM) to store ROM code and forming a logic self-test circuit to verify a correct functioning of the at least one nonvolatile ROM. Moreover, the method includes defining, in the logic self-test circuit, a logic self-test core to process the ROM code and to generate a flag based upon a control signature and defining, in the logic self-test circuit, a nonvolatile storage block, coupled to the logic self-test core, to store the control signature. Furthermore, the method includes writing the ROM code to the at least one nonvolatile ROM and writing the control signature to the nonvolatile storage block, during a same fabrication step.
Information query
Patent Agency Ranking
0/0