Invention Grant
US08286012B2 Architecture incorporating configurable controller for reducing on chip power leakage 有权
结合可配置的控制器来降低芯片上的功率泄漏

Architecture incorporating configurable controller for reducing on chip power leakage
Abstract:
The present invention provides a method and system for controlling leakage power consumption at a System on Chip (SoC) level during a normal run or a boot-up mode. The leakage power reduction is achieved by incorporating a central programmable controller in the SoC architecture and test structures of idle SoC peripherals to place them into an Absolute Minimum Power consumption state with respect to static and dynamic power.
Information query
Patent Agency Ranking
0/0