发明授权
- 专利标题： Mechanisms to accelerate transactions using buffered stores
- 专利标题（中）： 使用缓冲存储加速事务的机制
-
申请号： US12638054申请日： 2009-12-15
-
公开(公告)号： US08316194B2公开(公告)日： 2012-11-20
- 发明人: Ali-Reza Adl-Tabatabai , Yang Ni , Bratin Saha , Vadim Bassin , Gad Sheaffer , David Callahan , Jan Gray
- 申请人： Ali-Reza Adl-Tabatabai , Yang Ni , Bratin Saha , Vadim Bassin , Gad Sheaffer , David Callahan , Jan Gray
- 申请人地址： US CA Santa Clara
- 专利权人： Intel Corporation
- 当前专利权人： Intel Corporation
- 当前专利权人地址： US CA Santa Clara
- 代理机构： Trop, Pruner & Hu, P.C.
- 主分类号： G06F12/00
- IPC分类号： G06F12/00 ; G06F12/08 ; G06F12/16
摘要：
In one embodiment, the present invention includes a method for executing a transactional memory (TM) transaction in a first thread, buffering a block of data in a first buffer of a cache memory of a processor, and acquiring a write monitor on the block to obtain ownership of the block at an encounter time in which data at a location of the block in the first buffer is updated. Other embodiments are described and claimed.
公开/授权文献
信息查询
