Invention Grant
US08349710B2 Shielding techniques for an integrated circuit 有权
集成电路的屏蔽技术

Shielding techniques for an integrated circuit
Abstract:
Described herein are techniques for forming, during wafer processing, a conductive shielding layer for a chip formed from a wafer. The conductive shielding layer can be formed on multiple sides of a chip prior to dicing the wafer to separate the chip from the wafer. A wafer may be processed to form trenches that extend substantially through the wafer. The trenches may be formed opposite scribe lines that identify boundaries between chips of the wafer and may extend through the wafer toward the scribe lines. A shielding layer may be formed along the trenches.
Public/Granted literature
Information query
Patent Agency Ranking
0/0