Invention Grant
- Patent Title: Testing integrated circuits using few test probes
- Patent Title (中): 使用少量测试探针测试集成电路
-
Application No.: US12398148Application Date: 2009-03-04
-
Publication No.: US08362796B2Publication Date: 2013-01-29
- Inventor: Alberto Pagani
- Applicant: Alberto Pagani
- Applicant Address: IT Agrate Brianza (MI)
- Assignee: STMicroelectronics S.r.l.
- Current Assignee: STMicroelectronics S.r.l.
- Current Assignee Address: IT Agrate Brianza (MI)
- Agency: Wolf, Greenfield & Sacks, P.C.
- Priority: ITMI2008A0365 20080305
- Main IPC: G01R31/02
- IPC: G01R31/02

Abstract:
A method of testing integrated circuits, including: establishing at least a first physical communication channel between a test equipment and an integrated circuit under test by having at least a first probe of the test equipment contacting a corresponding physical contact terminal of the integrated circuit under test; having the test equipment and the integrated circuit under test exchange, over said first physical communication channel, at least two signals selected from the group including at least two test stimuli and at least two test response signals, wherein said at least two signals are exchanged by means of at least one modulated carrier wave modulated by the at least two signals.
Public/Granted literature
- US20090224784A1 TESTING INTEGRATED CIRCUITS USING FEW TEST PROBES Public/Granted day:2009-09-10
Information query