Invention Grant
US08432737B2 Nonvolatile semiconductor memory device and method testing the same 有权
非易失性半导体存储器件和方法测试相同

Nonvolatile semiconductor memory device and method testing the same
Abstract:
When performing a word line leak test to determine a leak state of the word lines, the control circuit applies, from the voltage control circuit to the word lines connected to the memory cell array written with test pattern data, voltages corresponding to the test pattern data. Thereafter, it switches the transfer transistors to a nonconductive state, thereby setting the word lines in a floating state. After a lapse of a certain time from switching of the transfer transistors to a nonconductive state, it activates the sense amplifier circuit to perform a read operation in the memory cell array. Then it compares a result of the read operation with an expectation value corresponding to the test pattern data.
Information query
Patent Agency Ranking
0/0