发明授权
US08566473B2 General input/output architecture, protocol and related methods to implement flow control
有权
一般输入/输出架构,协议和相关方法来实现流量控制
- 专利标题: General input/output architecture, protocol and related methods to implement flow control
- 专利标题(中): 一般输入/输出架构,协议和相关方法来实现流量控制
-
申请号: US12395497申请日: 2009-02-27
-
公开(公告)号: US08566473B2公开(公告)日: 2013-10-22
- 发明人: Jasmin Ajanovic , David Harriman , Blaise Fanning , David M. Lee
- 申请人: Jasmin Ajanovic , David Harriman , Blaise Fanning , David M. Lee
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Blakely, Sokoloff, Taylor & Zafman LLP
- 主分类号: G06F15/16
- IPC分类号: G06F15/16
摘要:
An enhanced general input/output communication architecture, protocol and related methods are presented. In one embodiment, a method for an enhanced general input/output communication architecture includes initializing a flow control mechanism within an general input/output (GIO) interface associated with a virtual channel upon initialization of the virtual channel, and tracking receive buffer availability in a remote GIO interface coupled with the GIO interface by the virtual channel by monitoring an indication associated with an amount of content transmitted from the GIO interface to the remote GIO interface.
公开/授权文献
信息查询