Invention Grant
US08610475B2 Integrated circuit 有权
集成电路

Integrated circuit
Abstract:
An integrated circuit includes a delay locked loop configured to delay a reference clock signal by a delay time for delay locking and generate a delay locked clock signal, a clock transmission circuit configured to transmit the delay locked clock signal in response to a clock transmission signal, a duty correction circuit configured to perform duty correction operation on an output clock signal of the clock transmission circuit, and a clock transmission signal generation circuit configured to generate the clock transmission signal in response to a command and burst length information.
Public/Granted literature
Information query
Patent Agency Ranking
0/0