发明授权
US08617952B2 Vertical transistor with hardening implatation 有权
垂直晶体管与硬化插入

Vertical transistor with hardening implatation
摘要:
A method includes providing a semiconductor wafer having a plurality of pillar structures extending orthogonally from the semiconductor wafer. Each pillar structure forms a vertical pillar transistor having a top surface and a side surface orthogonal to the top surface. Then a hardening species is implanted into the vertical pillar transistor top surface. Then the vertical pillar transistor side surface is oxidized to form a side surface oxide layer. The side surface oxide layer is removed to form vertical pillar transistor having rounded side surfaces.
公开/授权文献
信息查询
0/0