发明授权
US08624392B2 Electrical connection for chip scale packaging 有权
电子连接用于芯片级包装

Electrical connection for chip scale packaging
摘要:
A system and method for providing a post-passivation and underbump metallization is provided. An embodiment comprises a post-passivation layer that is larger than an overlying underbump metallization. The post-passivation layer extending beyond the underbump metallization shields the underlying layers from stresses generated from mismatches of the materials' coefficient of thermal expansion.
公开/授权文献
信息查询
0/0