发明授权
US08664721B2 FET with FUSI gate and reduced source/drain contact resistance 有权
具有FUSI栅极的FET和降低的源极/漏极接触电阻

FET with FUSI gate and reduced source/drain contact resistance
摘要:
A field effect transistor (FET) includes source/drain silicide regions located in a silicon layer; source/drain interfacial layers located in between the source/drain silicide regions and the silicon layer; and a fully silicided gate stack comprising a gate oxide layer located on the silicon layer, a gate interfacial layer located on the gate oxide layer, and a gate silicide located on the gate interfacial layer.
信息查询
0/0