发明授权
US08838661B2 Radix-8 fixed-point FFT logic circuit characterized by preservation of square root-i operation 有权
特点是保存平方根i操作的基数为8的定点FFT逻辑电路

Radix-8 fixed-point FFT logic circuit characterized by preservation of square root-i operation
摘要:
A system and method to reduce roundoff error of Fast Fourier transform (FFT) operation. Data which comes out as an irrational number (a square root) out of twiddle factors on a complex plane, included in a butterfly operation (8p) is preserved intentionally without being calculated in one stage of multiple stages of a multi-stage pipelined FFT, and when it occurs again in a later stage, an operation to multiply the two twiddle factors with each other is performed. This enables to eliminate roundoff errors during the butterfly operation 8p of radix-8. Other applications are also possible such as by overlaying a further stage by a butterfly operation of radix-2 or radix-4.
信息查询
0/0