Invention Grant
US08933731B2 Binary adder and multiplier circuit 有权
二进制加法器和乘法器电路

Binary adder and multiplier circuit
Abstract:
An adder circuit includes first through fourth two-bit adder modules, and first through third result mux blocks for receiving and adding first and second binary values to generate a final sum. A multiplier circuit that multiplies a multiplier and a multiplicand includes a multiplexer, an encoder connected to the multiplexer, a shifter connected to the encoder, and an accumulator connected to the encoder for receiving the multiplier and multiplicand and generating a multiplication product.
Public/Granted literature
Information query
Patent Agency Ranking
0/0