Invention Grant
- Patent Title: Means and method for operating a resistive array
- Patent Title (中): 用于操作电阻阵列的方法和方法
-
Application No.: US13135235Application Date: 2011-06-29
-
Publication No.: US08934293B1Publication Date: 2015-01-13
- Inventor: Daniel Robert Shepard
- Applicant: Daniel Robert Shepard
- Applicant Address: US MA North Billerica
- Assignee: Contour Semiconductor, Inc.
- Current Assignee: Contour Semiconductor, Inc.
- Current Assignee Address: US MA North Billerica
- Agency: Morgan, Lewis & Bockius LLP
- Main IPC: G11C11/00
- IPC: G11C11/00

Abstract:
The present invention is a means and method for constructing and operating a 3-D array and, more particularly, a 3-D memory array. This array can be manufactured as a monolithic integrated circuit at low cost by virtue of the limited number of steps per layer of memory elements. The low number of steps results by having the storage elements separated by a resistive component as opposed to an active component. The 3-D array is in essence, an array of 2-D resistive arrays (row-planes) having a long dimension (typically along the rows) and a short dimension (typically in the direction of the stacked layers). Any one row-plane can be isolated from the rest and be accessed independently from all of the other row-planes in the 3-D array. This makes it possible to operate and analyze a single row-plane as a mostly stand-alone circuit. The present invention lends itself to single bit accesses as well as simultaneous multiple bit accesses.
Information query