Invention Grant
- Patent Title: Display device including at least six transistors
-
Application No.: US14072878Application Date: 2013-11-06
-
Publication No.: US08952388B2Publication Date: 2015-02-10
- Inventor: Atsushi Umezaki
- Applicant: Semiconductor Energy Laboratory Co., Ltd.
- Applicant Address: JP Atsugi-shi, Kanagawa-ken
- Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee: Semiconductor Energy Laboratory Co., Ltd.
- Current Assignee Address: JP Atsugi-shi, Kanagawa-ken
- Agency: Fish & Richardson P.C.
- Priority: JP2006-269689 20060929
- Main IPC: G09G3/36
- IPC: G09G3/36 ; H01L27/105 ; G11C19/28 ; H01L27/12 ; G02F1/1362 ; H01L27/13 ; H01L29/423 ; H01L29/786

Abstract:
By applying an AC pulse to a gate of a transistor which easily deteriorates, a shift in threshold voltage of the transistor is suppressed. However, in a case where amorphous silicon is used for a semiconductor layer of a transistor, the occurrence of a shift in threshold voltage naturally becomes a problem for a transistor which constitutes a part of circuit that generates an AC pulse. A shift in threshold voltage of a transistor which easily deteriorates and a shift in threshold voltage of a turned-on transistor are suppressed by signal input to a gate electrode of the transistor which easily deteriorates through the turned-on transistor. In other words, a structure for applying an AC pulse to a gate electrode of a transistor which easily deteriorates through a transistor to a gate electrode of which a high potential (VDD) is applied, is included.
Public/Granted literature
- US09245891B2 Display device including at least six transistors Public/Granted day:2016-01-26
Information query
IPC分类: