Invention Grant
US09043584B2 Generating hardware events via the instruction stream for microprocessor verification 有权
通过微处理器验证的指令流生成硬件事件

Generating hardware events via the instruction stream for microprocessor verification
Abstract:
A processor receives an instruction operation (OP) code from a verification system. The instruction OP code includes instruction bits and forced event bits. The processor identifies a forced event based upon the forced event bits, which is unrelated to an instruction that corresponds to the instruction bits. In turn, the processor executes the forced event.
Information query
Patent Agency Ranking
0/0