Invention Grant
US09053035B1 Multi-threaded system for performing atomic binary translations 有权
用于执行原子二进制翻译的多线程系统

Multi-threaded system for performing atomic binary translations
Abstract:
A multi-threaded binary translation system performs atomic operations by a thread, such operations include processing a load linked instruction and a store conditional instruction. The store conditional instruction updates data stored in a shared memory address only when at least three conditions are satisfied. The conditions are: a copy of a load linked shared memory address of the load linked instruction is the same as the store conditional shared memory address, a reservation flag indicates that the thread has a valid reservation, and the copy of data stored by the load linked instruction is the same as data stored in the store conditional shared memory address.
Public/Granted literature
Information query
Patent Agency Ranking
0/0