Invention Grant
- Patent Title: Dynamic cache write policy
- Patent Title (中): 动态缓存写入策略
-
Application No.: US13732301Application Date: 2012-12-31
-
Publication No.: US09058282B2Publication Date: 2015-06-16
- Inventor: Arijit Biswas
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Trop, Pruner & Hu, P.C.
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/08 ; G06F13/00 ; G06F13/28

Abstract:
A system, processor and method to monitor specific cache events and behavior based on established principles of quantized architectural vulnerability factor (AVF) through the use of a dynamic cache write policy controller. The output of the controller is then used to set the write back or write through mode policy for any given cache. This method can be used to change cache modes dynamically and does not require the system to be rebooted. The dynamic nature of the controller provides the capability of intelligently switching from reliability to performance mode and back as needed. This method eliminates the residency time of dirty lines in a cache, which increases soft errors (SER) resiliency of protected caches in the system and reduces detectable unrecoverable errors (DUE), while keeping implementation cost of hardware at a minimum.
Public/Granted literature
- US20140189252A1 DYNAMIC CACHE WRITE POLICY Public/Granted day:2014-07-03
Information query