Invention Grant
US09059686B2 Pseudo-CML latch and divider having reduced charge sharing between output nodes 有权
伪CML锁存器和分压器具有降低的输出节点之间的电荷共享

Pseudo-CML latch and divider having reduced charge sharing between output nodes
Abstract:
In one example, a high-speed divider includes two identical pseudo-CML latches and four output inverters. Each latch includes a pair of cross-coupled signal holding transistors. A first P-channel pull-up circuit pulls up on a second output node QB of the latch. A second P-channel pull-up circuit pulls up on a first output node Q of the latch. A pull-down circuit involves four N-channel transistors. This pull-down circuit: 1) couples the QB node to ground when a clock signal CK is high and a data signal D is high, 2) couples the Q node to ground when CK is high and D is low, 3) prevents a transfer of charge between the QB and Q nodes through the pull-down circuit when D transitions during a time period when CK is low, and 4) decouples the QB and Q nodes from the pull-down circuit when CK is low.
Information query
Patent Agency Ranking
0/0