Invention Grant
US09069695B2 Correction of block errors for a system having non-volatile memory
有权
纠正具有非易失性存储器的系统的块错误
- Patent Title: Correction of block errors for a system having non-volatile memory
- Patent Title (中): 纠正具有非易失性存储器的系统的块错误
-
Application No.: US13829088Application Date: 2013-03-14
-
Publication No.: US09069695B2Publication Date: 2015-06-30
- Inventor: Andrew W. Vogan , Daniel J. Post
- Applicant: Apple Inc.
- Applicant Address: US CA Cupertino
- Assignee: APPLE INC.
- Current Assignee: APPLE INC.
- Current Assignee Address: US CA Cupertino
- Agency: Van Court & Aldridge LLP
- Main IPC: G11C29/00
- IPC: G11C29/00 ; G06F11/10

Abstract:
Systems and methods are disclosed for correction block errors. In particular, a system can store a parity page per page-modulo, where a pre-determined number of pages of a block or a band of the NVM may be allocated as page-modulo XOR (“PMX”) parity pages. This can be a space efficient approach for recovering from single-block data errors such as, for example, single-page uncorrectable error-correcting codes (“uECCs”) and/or errors caused by word line shorts.
Public/Granted literature
- US20140281814A1 CORRECTION OF BLOCK ERRORS FOR A SYSTEM HAVING NON-VOLATILE MEMORY Public/Granted day:2014-09-18
Information query