Invention Grant
US09164701B2 Logical address translation 有权
逻辑地址转换

Logical address translation
Abstract:
The present disclosure includes methods for logical address translation, methods for operating memory systems, and memory systems. One such method includes receiving a command associated with a LA, wherein the LA is in a particular range of LAs and translating the LA to a physical location in memory using an offset corresponding to a number of physical locations skipped when writing data associated with a range of LAs other than the particular range.
Public/Granted literature
Information query
Patent Agency Ranking
0/0