Invention Grant
US09183897B2 Circuits and methods of a self-timed high speed SRAM 有权
自定时高速SRAM的电路和方法

Circuits and methods of a self-timed high speed SRAM
Abstract:
Circuits and methods for precisely self-timed SRAM memory are disclosed to track the wordline and/or bitline/bitline bar (BL/BLB) propagation delays. At least one reference cell can be placed near the far end of a driver to drive a selected wordline or a reference wordline. When a wordline and/or a reference wordline is turned on, the reference cell can be selected not earlier than any selected SRAM cells and can activate a reference bitline (RBL) not later than any selected SRAM cells activating the BL or BLB. The activation of the RBL can be used to trigger at least one sense amplifier. The RBL can also be used to de-select wordline or reference wordline after the sense amplifier operation is complete to save power.
Public/Granted literature
Information query
Patent Agency Ranking
0/0