Invention Grant
US09196447B2 Self-aligned gated emitter tip arrays 有权
自对准栅极发射极尖阵列

Self-aligned gated emitter tip arrays
Abstract:
Methods for fabrication of self-aligned gated tip arrays are described. The methods are performed on a multilayer structure that includes a substrate, an intermediate layer that includes a dielectric material disposed over at least a portion of the substrate, and at least one gate electrode layer disposed over at least a portion of the intermediate layer. The method includes forming a via through at least a portion of the at least one gate electrode layer. The via through the at least one gate electrode layer defines a gate aperture. The method also includes etching at least a portion of the intermediate layer proximate to the gate aperture such that an emitter structure at least partially surrounded by a trench is formed in the multilayer structure.
Public/Granted literature
Information query
Patent Agency Ranking
0/0