Invention Grant
US09218239B2 Apparatuses and methods for error correction 有权
用于纠错的装置和方法

Apparatuses and methods for error correction
Abstract:
This disclosure relates to error correction circuitry. In one aspect, an error correction circuit can serially receive a digit stream and parse the digit stream into substrings of a predetermined length of digits. Each of the substrings can include data digits and parity digits in certain embodiments. As the substring is received, parity can be tracked in defined regions of the substring. When the entire substring has been received, an error in one of the data digits of the substring can be corrected based on an indication of parity in at least one defined region in some embodiments. Then corrected data, which can include the corrected data digit and the other data digits of the substring, can be stored. According to certain embodiments, the error correction circuit can be implemented by asynchronous circuitry.
Public/Granted literature
Information query
Patent Agency Ranking
0/0