Invention Grant
US09240165B2 Display driver integrated circuit including first-in-first-out (FIFO) memories configured to receive display data from a distributor and output the display data to graphics memories a display system having the same, and a display data processing method thereof
有权
显示驱动器集成电路，包括先入先出（FIFO）存储器，被配置为从分发器接收显示数据，并将显示数据输出到具有其的显示系统的图形存储器，以及显示数据处理方法
- Patent Title: Display driver integrated circuit including first-in-first-out (FIFO) memories configured to receive display data from a distributor and output the display data to graphics memories a display system having the same, and a display data processing method thereof
- Patent Title (中): 显示驱动器集成电路，包括先入先出（FIFO）存储器，被配置为从分发器接收显示数据，并将显示数据输出到具有其的显示系统的图形存储器，以及显示数据处理方法
-
Application No.: US13785832Application Date: 2013-03-05
-
Publication No.: US09240165B2Publication Date: 2016-01-19
- Inventor: Jong-Kon Bae , Dokyung Kim , Chulho Kim , Junho Park , Sooyoung Woo , Chiho Cha , Jeung Hwan Lee
- Applicant: SAMSUNG ELECTRONICS CO., LTD.
- Applicant Address: KR Suwon-Si, Gyeonggi-Do
- Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee: SAMSUNG ELECTRONICS CO., LTD.
- Current Assignee Address: KR Suwon-Si, Gyeonggi-Do
- Agency: F. Chau & Associates, LLC
- Priority: KR10-2012-0105823 20120924
- Main IPC: G09G5/39
- IPC: G09G5/39 ; G09G5/00 ; G09G5/393 ; G09G5/18
Abstract:
A display driver integrated circuit which includes a distributor configured to output display data; a plurality of first-in first-out (FIFO) memories configured to receive the display data from the distributor according to an external clock and output the display data in response to an internal clock; and a plurality of graphics memories configured to receive the display data from the FIFO memories.
Public/Granted literature
Information query
IPC分类:
