Invention Grant
US09251272B2 Reconfigurable hardware structures for functional pipelining of on-chip special purpose functions 有权
用于片上专用功能的功能流水线的可重构硬件结构

Reconfigurable hardware structures for functional pipelining of on-chip special purpose functions
Abstract:
A method and apparatus for reconfiguring hardware structures to pipeline the execution of multiple special purpose hardware implemented functions, without saving intermediate results to memory, is provided. Pipelining functions in a program is typically performed by a first function saving its results (the “intermediate results”) to memory, and a second function subsequently accessing the memory to use the intermediate results as input. Saving and accessing intermediate results stored in memory incurs a heavy performance penalty, requires more power, consumes more memory bandwidth, and increases the memory footprint. Due to the ability to redirect the input and output of the hardware structures, intermediate results are passed directly from one special purpose hardware implemented function to another without storing the intermediate results in memory. Consequently, a program that utilizes the method or apparatus, reduces power consumption, consumes less memory bandwidth, and reduces the program's memory footprint.
Information query
Patent Agency Ranking
0/0