Semiconductor structure with self-aligned wells and multiple channel materials

Invention Grant

US09257557B2 Semiconductor structure with self-aligned wells and multiple channel materials 有权

Title translation: 具有自对准井和多通道材料的半导体结构

Please log in to see more content

Patent Title: Semiconductor structure with self-aligned wells and multiple channel materials
Patent Title (中): 具有自对准井和多通道材料的半导体结构
Application No.: US14282463

Application Date: 2014-05-20
Publication No.: US09257557B2

Publication Date: 2016-02-09
Inventor: David P. Brunco
Applicant: GLOBALFOUNDRIES Inc.
Applicant Address: KY Grand Cayman
Assignee: GLOBALFOUNDRIES INC.
Current Assignee: GLOBALFOUNDRIES INC.
Current Assignee Address: KY Grand Cayman
Agency: Williams Morgan, P.C.
Main IPC: H01L21/8238
IPC: H01L21/8238 ; H01L29/78 ; H01L21/762 ; H01L21/02 ; H01L21/265

Semiconductor structure with self-aligned wells and multiple channel materials

Abstract:

Embodiments of the present invention provide a semiconductor structure having a strain relaxed buffer, and method of fabrication. A strain relaxed buffer is disposed on a semiconductor substrate. A silicon region and silicon germanium region are disposed adjacent to each other on the strain relaxed buffer. An additional region of silicon or silicon germanium provides quantum well isolation.

Abstract(Chinese):

本发明的实施方案提供了具有应变松弛缓冲液的半导体结构及其制造方法。应变松弛缓冲器设置在半导体衬底上。在应变缓和缓冲器上，硅区域和硅锗区域彼此相邻设置。硅或硅锗的附加区域提供量子阱隔离。

Public/Granted literature

US20150340500A1 SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED WELLS AND MULTIPLE CHANNEL MATERIALS Public/Granted day:2015-11-26

Information query

Espacenet

IPC分类:

H	电学
H01	基本电气元件
H01L	半导体器件；其他类目中不包括的电固体器件（使用半导体器件的测量入G01；一般电阻器入H01C；磁体、电感器、变压器入H01F；一般电容器入H01G；电解型器件入H01G9/00；电池组、蓄电池入H01M；波导管、谐振器或波导型线路入H01P；线路连接器、汇流器入H01R；受激发射器件入H01S；机电谐振器入H03H；扬声器、送话器、留声机拾音器或类似的声机电传感器入H04R；一般电光源入H05B；印刷电路、混合电路、电设备的外壳或结构零部件、电气元件的组件的制造入H05K；在具有特殊应用的电路中使用的半导体器件见应用相关的小类）
H01L21/00	专门适用于制造或处理半导体或固体器件或其部件的方法或设备
H01L21/70	.由在一共用基片内或其上形成的多个固态组件或集成电路组成的器件或其部件的制造或处理；集成电路器件或其特殊部件的制造（由预制电组件组成的组装件的制造入H05K3/00，H05K13/00）
H01L21/77	..在公共衬底中或上面形成的由许多固态元件或集成电路组成的器件的制造或处理（电可编程只读存储器或其多步骤的制造方法入H01L27/115）
H01L21/78	...把衬底连续地分成多个独立的器件（改变表面物理特性或者半导体形状的切割入H01L21/304）
H01L21/82	....制造器件，例如每一个由许多元件组成的集成电路
H01L21/822	.....衬底是采用硅工艺的半导体的（H01L21/8258优先）
H01L21/8232	......场效应工艺
H01L21/8234	.......MIS工艺
H01L21/8238	........互补场效应晶体管，例如CMOS