Invention Grant
US09362606B2 On-chip vertical three dimensional microstrip line with characteristic impedance tuning technique and design structures 有权
具有特征阻抗调谐技术和设计结构的片上垂直三维微带线

On-chip vertical three dimensional microstrip line with characteristic impedance tuning technique and design structures
Abstract:
A vertical three dimensional (3D) microstrip line structure for improved tunable characteristic impedance, methods of manufacturing the same and design structures are provided. More specifically, a method is provided that includes forming a first microstrip line structure within a back end of the line (BEOL) stack. The method further includes forming a second microstrip line structure separated from the BEOL stack by a predetermined horizontal distance.
Information query
Patent Agency Ranking
0/0