Invention Grant
- Patent Title: Scan chain latch design that improves testability of integrated circuits
-
Application No.: US14985681Application Date: 2015-12-31
-
Publication No.: US09372231B2Publication Date: 2016-06-21
- Inventor: Dzmitry S. Maliuk , Franco Stellari , Alan J. Weger , Peilin Song
- Applicant: International Business Machines Corporation
- Applicant Address: US NY Armonk
- Assignee: International Business Machines Corporation
- Current Assignee: International Business Machines Corporation
- Current Assignee Address: US NY Armonk
- Agency: Scully, Scott, Murphy & Presser, P.C.
- Agent Vazken Alexanian
- Main IPC: G01R31/28
- IPC: G01R31/28 ; G01R31/3177 ; G01R31/317 ; G01R31/3185

Abstract:
A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.
Public/Granted literature
- US20160116534A1 SCAN CHAIN LATCH DESIGN THAT IMPROVES TESTABILITY OF INTEGRATED CIRCUITS Public/Granted day:2016-04-28
Information query