Invention Grant
- Patent Title: Dynamic subroutine linkage optimizing shader performance
-
Application No.: US14076886Application Date: 2013-11-11
-
Publication No.: US09390542B2Publication Date: 2016-07-12
- Inventor: Michael V. Oneppo , Craig Peeper , Andrew L. Bliss , John L. Rapp , Mark M. Lacey
- Applicant: Microsoft Technology Licensing, LLC
- Applicant Address: US WA Redmond
- Assignee: Microsoft Technology Licensing, LLC
- Current Assignee: Microsoft Technology Licensing, LLC
- Current Assignee Address: US WA Redmond
- Agent Sunah Lee; Kate Drakos; Micky Minhas
- Main IPC: G06F13/14
- IPC: G06F13/14 ; G06T15/00 ; G06F9/45 ; G06F9/44 ; G06T15/80

Abstract:
Allocation of memory registers for shaders by a processor is described herein. For each shader, registers are allocated based on the shader's level of complexity. Simpler shader instances are restricted to a smaller number of memory registers. More complex shader instances are allotted more registers. To do so, developers' high level shading level (HLSL) language includes template classes of shaders that can later be replaced by complex or simple versions of the shader. The HLSL is converted to bytecode that can be used to rasterize pixels on a computing device.
Public/Granted literature
- US20140063029A1 SHADER INTERFACES Public/Granted day:2014-03-06
Information query