Invention Grant
US09448947B2 Inter-chip memory interface structure 有权
片内存储接口结构

Inter-chip memory interface structure
Abstract:
In an embodiment, a stacked package-on-package system has a memory die and a logic die. The memory die comprises a first memory and a second memory, each operated independently of the other, and each having an inter-chip interface electrically connected to the logic die. The logic die has two independent clock sources, one to provide a first clock signal to the first memory, and the other clock source to provide a second clock signal to the second memory.
Public/Granted literature
Information query
Patent Agency Ranking
0/0