Invention Grant
US09471501B2 Hardware apparatuses and methods to control access to a multiple bank data cache 有权
用于控制对多组数据高速缓存的访问的硬件设备和方法

Hardware apparatuses and methods to control access to a multiple bank data cache
Abstract:
Methods and apparatuses to control access to a multiple bank data cache are described. In one embodiment, a processor includes conflict resolution logic to detect multiple instructions scheduled to access a same bank of a multiple bank data cache in a same clock cycle and to grant access priority to an instruction of the multiple instructions scheduled to access a highest total of banks of the multiple bank data cache. In another embodiment, a method includes detecting multiple instructions scheduled to access a same bank of a multiple bank data cache in a same clock cycle, and granting access priority to an instruction of the multiple instructions scheduled to access a highest total of banks of the multiple bank data cache.
Information query
Patent Agency Ranking
0/0