Invention Grant
- Patent Title: System for electrical testing of through-silicon vias (TSVs), and corresponding manufacturing process
- Patent Title (中): 硅通孔电气测试系统(TSV)及相应的制造工艺
-
Application No.: US13855321Application Date: 2013-04-02
-
Publication No.: US09478470B2Publication Date: 2016-10-25
- Inventor: Alberto Pagani
- Applicant: STMicroelectronics S.r.l.
- Applicant Address: IT Agrate Brianza
- Assignee: STMicroelectroncs S.r.l.
- Current Assignee: STMicroelectroncs S.r.l.
- Current Assignee Address: IT Agrate Brianza
- Agency: Gardere Wynne Sewell LLP
- Priority: ITTO2012A0294 20120403
- Main IPC: H01L23/58
- IPC: H01L23/58 ; H01L21/66 ; H01L21/768 ; H01L21/74

Abstract:
An embodiment of a process for manufacturing a system for electrical testing of a through via extending in a vertical direction through a substrate of semiconductor material envisages integrating an electrical testing circuit in the body to enable detection of at least one electrical parameter of the through via through a microelectronic buried structure defining an electrical path between electrical-connection elements towards the outside and a buried end of the through via; the integration step envisages providing a trench and forming a doped buried region at the bottom of the trench, having a doping opposite to that of the substrate so as to form a semiconductor junction, defining the electrical path when it is forward biased; in particular, the semiconductor junction has a junction area smaller than the area of a surface of the conductive region in a horizontal plane transverse to the vertical direction, in such a way as to have a reduced reverse saturation current.
Public/Granted literature
- US20130256661A1 SYSTEM FOR ELECTRICAL TESTING OF THROUGH-SILICON VIAS (TSVs), AND CORRESPONDING MANUFACTURING PROCESS Public/Granted day:2013-10-03
Information query
IPC分类: