Invention Grant
US09489174B2 Rounding floating point numbers 有权
舍入浮点数

Rounding floating point numbers
Abstract:
Embodiments disclosed pertain to apparatuses, systems, and methods for floating point operations. Disclosed embodiments pertain to a circuit that is capable of processing both a normal and denormal inputs and outputting normal and denormal results, and where a rounding module is used advantageously to reduce operational latency of the circuit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0