Invention Grant
US09547741B2 Methods, apparatus, and system for using filler cells in design of integrated circuit devices 有权
在集成电路器件设计中使用填充电池的方法,装置和系统

Methods, apparatus, and system for using filler cells in design of integrated circuit devices
Abstract:
At least one method, apparatus and system disclosed involves circuit layout for an integrated circuit device. A design for an integrated circuit device is received; The design comprises a first functional cell and a second functional cell. The first functional cell is placed on a circuit layout. A determination is made as to whether the first cell comprises a vertical boundary that is electrically floating. A filler cell is placed adjacent to the vertical boundary on the circuit layout in response to determining that the first cell comprises the vertical boundary that is electrically floating. The second functional cell is placed adjacent to the filler cell to form a contiguous active area on the circuit layout.
Information query
Patent Agency Ranking
0/0