Invention Grant
US09582287B2 Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions 有权
处理器具有多个核心,共享核心扩展逻辑和共享核心扩展利用指令

Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
Abstract:
An apparatus of an aspect includes a plurality of cores and shared core extension logic coupled with each of the plurality of cores. The shared core extension logic has shared data processing logic that is shared by each of the plurality of cores. Instruction execution logic, for each of the cores, in response to a shared core extension call instruction, is to call the shared core extension logic. The call is to have data processing performed by the shared data processing logic on behalf of a corresponding core. Other apparatus, methods, and systems are also disclosed.
Information query
Patent Agency Ranking
0/0