Reconfigurable processor based on mini-cores, schedule apparatus, and method thereof
Abstract:
A reconfigurable processor based on mini-cores (MCs) includes a plurality of MCs, each MC of the MCs including a group of function units (FUs), the group of FUs having a capability of executing a loop iteration independently. The MCs include a first MC configured to execute a first loop iteration, and a second MC configured to execute a second loop iteration.
Information query
Patent Agency Ranking
0/0