Invention Grant
- Patent Title: Anti-deadlock circuit for voltage regulator and associated power system
-
Application No.: US15081141Application Date: 2016-03-25
-
Publication No.: US09753515B2Publication Date: 2017-09-05
- Inventor: Chi-Yang Chen
- Applicant: FARADAY TECHNOLOGY CORPORATION
- Applicant Address: TW Hsin-Chu
- Assignee: Faraday Technology Corp.
- Current Assignee: Faraday Technology Corp.
- Current Assignee Address: TW Hsin-Chu
- Agent Winston Hsu
- Priority: TW104136912A 20151109
- Main IPC: G05F1/46
- IPC: G05F1/46 ; G05F1/56 ; G05F1/565 ; G05F1/567 ; H02M1/36 ; H02M1/00 ; G06F1/32

Abstract:
A power system includes a voltage regulating system and a digital circuit. The voltage regulating system receives a power down signal. The voltage regulating system selectively generates an output voltage according to the power down signal. When the digital circuit receives the output voltage, the digital circuit is operated. When the digital circuit is not operated, the power down signal is activated. After the external voltage source is switched on and before a voltage of the external voltage source reaches a fixed voltage, the voltage regulating system ignores the power down signal and generates the output voltage. After the voltage of the external voltage source reaches the fixed voltage, the voltage regulating system generates the output voltage if the power down signal is inactivated; the voltage regulating system stops generating the output voltage if the power down signal is activated.
Public/Granted literature
- US20170133930A1 ANTI-DEADLOCK CIRCUIT FOR VOLTAGE REGULATOR AND ASSOCIATED POWER SYSTEM Public/Granted day:2017-05-11
Information query
IPC分类: