Method and apparatus for generating test bench for verification of processor decoder
Abstract:
A method and apparatus for generating a test bench for verifying a processor decoder are provided. The method including receiving an architecture description comprising processor decoder information, parsing the received architecture description into information for verifying the processor decoder, and generating the test bench to verify the processor decoder based on the parsed information.
Information query
Patent Agency Ranking
0/0