- Patent Title: Memory compression operable for non-contiguous write/read addresses
-
Application No.: US14814617Application Date: 2015-07-31
-
Publication No.: US09793918B2Publication Date: 2017-10-17
- Inventor: Sundarrajan Rangachari , Desmond Pravin Martin Fernandes , Rakesh Channabasappa Yaraduyathinahalli
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee Address: US TX Dallas
- Agent Kenneth Liu; Charles A. Brill; Frank D. Cimino
- Main IPC: G06F12/00
- IPC: G06F12/00 ; H03M7/30

Abstract:
A digital data storage and retrieval system. The system has a first memory for storing a plurality of data quantities, and each data quantity, in the plurality of data quantities, consists of a first number of bits. The system also has a second memory for storing a plurality of compressed data quantities, and each compressed data quantity, in the plurality of compressed data quantities, consists of a second number of bits that is less than the first number of bits. The system also has circuitry for reading data quantities from the first memory and circuitry for writing compressed data quantities, corresponding to respective read data quantities, to non-sequential addresses in the second memory. The system also may include circuitry for reading compressed data quantities from the second memory, and circuitry for writing decompressed data quantities, corresponding to respective read compressed data quantities, to non-sequential addresses in the first memory.
Public/Granted literature
- US20160110113A1 Memory Compression Operable for Non-contiguous write/read Addresses Public/Granted day:2016-04-21
Information query